

**Notice of References Cited**

Application/Control No.

09/576,956

Applicant(s)/Patent Under  
Reexamination  
RAGHUNATHAN ET AL.

Examiner

Helen B Rossoshek

Art Unit

2825

Page 1 of 1

**U.S. PATENT DOCUMENTS**

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
	A	US-6,110,220	08-2000	Dave et al.	716/3
	B	US-			
	C	US-			
	D	US-			
	E	US-			
	F	US-			
	G	US-			
	H	US-			
	I	US-			
	J	US-			
	K	US-			
	L	US-			
	M	US-			

**FOREIGN PATENT DOCUMENTS**

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	N					
	O					
	P					
	Q					
	R					
	S					
	T					

**NON-PATENT DOCUMENTS**

*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)
	U	Lahiri et al., Fast performance of bus-based system-on-chip communication architectures", November 1999, Computer-aided design 1999, Digest of Technical Papers, IEEE/ACM International Conference, Pages: 566-572.
	V	Xia et al., "Verification of a combinational loop based arbitration scheme in a system-on-chip integration architecture", Hanuary 2000, VLSI design, 2000, Thirteenth international cinference, Pages: 449-454.
	W	Lahiri et al., "Performance analysis of systems with multi-channel communication architectures", January 2000, VLSI design, Thirteenth International Conference, Pages: 530-537.
	X	Fornaciari et al., "Power estimation for architectural exploration of HW/SW communicatiuon on system-level busses", May 1999, Hardware/software codesign, (CODES'99) Proceedings of the seventh international workshop, Pages: 152-156.

\*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).)  
Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.